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Abstract—Improving accuracy in approximate real-time com-
puting without violating thermal-energy constraints of the un-
derlying hardware is a challenging problem. The execution of
approximate real-time tasks can individually be bifurcated into
two components: (i) execution of the mandatory part of the
task to obtain a result of acceptable quality, followed by (ii)
partial/complete execution of the optional part, which refines the
initially obtained result, to increase the accuracy without violating
the temporal-deadline. This paper introduces RePAiR, a novel
task-allocation strategy for approximate real-time applications,
combined with fine-grained DVFS and on-line task migration of
the cores and power-gating of the last level cache, to reduce
chip-temperature while respecting both deadline and thermal
constraints. Furthermore, gained thermal benefits can be traded
against system-level accuracy by extending the execution-time of
the optional part.
Index Terms—Approximate Computing, Thermal/Energy Ef-
ficiency, Real-Time Scheduling, CMPs (Chip Multi-Processors)
I. INTRODUCTION AND BACKGROUND
Contemporary real-time systems are not only constrained
by their strict temporal deadlines, but are also forced to
maintain a strict power/energy-limit of the underlying on-chip
circuitry to prevent a catastrophic elevation in temperature. In
such scenario, Approximate Computing (AC) approaches [1]
can reduce the possibility of tasks missing their deadlines
due to thermal constraints. In the AC approach, a task is
decomposed into (i) a mandatory part, which can generate an
acceptable output with minimal acceptable accuracy, followed
by (ii) an optional part [2], which can fine-tune the accuracy
of the outputs of the prior part. However, the optional part
can be executed partially or fully for refining the obtained
result based on the current energy-thermal-timing restrictions
of the system. A recent theoretical analysis of AC-aware
off-line real-time task allocation techniques having energy
and deadline constraints is presented by L. Mo et al. [3],
however, comprehensive case studies that include architectural
parameters (e.g., cache misses, processor stalls, IPC, etc.) on-
the-fly, are yet to be conducted.
This paper introduces RePAiR, a task-allocation strategy that
intends to maintain the peak temperature of a chip within
the prescribed thermal envelop while maximising accuracy
of the results for an AC real-time system. Primarily, a novel
thermal-aware task-allocation will be developed through on-
line task profiling with detailed periodic updates. At runtime,
to reduce the peak temperature, we will further employ fine-
grained DVFS (FG-DVFS) to scale down voltage-frequency
(V/F) of the cores during long memory stalls and a restricted
task migration will take place at the end of an execution
phase, if two adjacent tasks have generated hotspots on their
respective cores. We will also selectively gate last-level-cache
(LLC) portions, to reduce power consumption along with
generating thermal buffers on-chip. In the next section, our
primary assumptions along with the adopted system model
will be discussed.
II. SYSTEM MODEL & ASSUMPTIONS
We assume a homogeneous multi-core platform consisting
of m cores, denoted as C = {C1, C2, ..., Cm}, each core has
the same DVFS capability. We consider a set of n independent
AC real-time tasks T = {T1, T2, ..., Tn}, and n > m.
Execution time, li, for each task Ti (1 ≤ i ≤ n) is logically
decomposed into Mi, running time for the mandatory part,
and Oi, maximum execution time for the optional part. µi
(∈ [0, 1]) denotes the proportion of the executed optional part
for Ti. At some fixed frequency freq, execution time li can
be defined as:
li =Mi + µi ×Oi (1)
and we define result’s accuracy of a task Ti as:
Acci = µi ×Oi (2)
Thus, the overall system level accuracy (Accsystem) can be
defined as the sum of the executed CPU cycles of Oi for
all the tasks in the system [2], which can be mathematically
represented as:
Accsystem =
N∑
i=1
Acci (3)
Primarily, by targeting an embedded system, we assume that
the tasks are executed in a frame-based manner [4] and there-
fore all tasks have to finish their executions within a common
deadline/period, D. Hence, we can now define the temporal
resource demand of a task Ti by the tuple < Si, li, D >, where
Si denotes the start-time of Ti. Our fixed set of persistent tasks
(T ), is assumed to be known offline and to arrive periodically
for execution [5].
In order to enhance the result’s accuracy of the individual
tasks, more portions from the optional part need to be executed
at higher processing speed which can be achieved by signifi-
cantly boosting up the clock frequency of the core. However,
stimulating clock frequency will potentially increase the power
consumption (P ) which might significantly increase the core’s
temperature. Practically, the temperature of j-th core (θj) is a
function of its power consumption and can be represented as:
∀j : 1 ≤ j ≤ m | θj = func(P ), (4)
and, the system peak temperature (θp) can be written as:
∀j : 1 ≤ j ≤ m | θp = max(θj). (5)
III. PROBLEM FORMULATION
Our proposed technique RePAiR intends to maximise the
result’s accuracy, while respecting system constraints. Towards
that, RePAiR will employ a set of thermal management tech-
niques to maintain the peak temperature of the chip below a
predefined threshold. We have formulated RePAiR as follows-
Objective: Maximise Accsystem.
Subject to:
1) All tasks must meet the common deadline, D, i.e.,
max ((Si + li) | ∀Ti ∈ T ) ≤ D.
2) System peak temperature (θp) is below the given thermal
envelope (θth) i.e. θp ≤ θth.
3) At a certain time instant, only one task can start
executing exclusively on a certain core without any
preemption.
4) At any time instant, number of tasks executing on the
system should not be greater than the total number of
cores.
5) µi ∈ [0, 1],∀Ti ∈ T .
After formulating the problem, we will now detail about the
proposed methodology in the next section.
IV. REPAIR
RePAiR intends to maximise the system level accuracy
(Accsystem) by executing more from the optional parts (Oi)
of individual task while maintaining θp below the predefined
thermal envelope (θth). Towards that, RePAiR will orchestrate
a temperature-cognizant task-allocation (Section IV-A) along
with a dynamic thermal management (DTM) (Section IV-B) by
considering several run-time critical parameters both at task-
level as well as architectural-level.
A. Temperature-cognizant Task Allocation
First, each task is individually analysed off-line to collect
their respective number of ALU and memory instructions.
Primarily our allocation will avoid to assign two compute-
bound tasks (higher ratio of ALU/memory instructions) on
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Fig. 1. RePAiR: Working mechanism.
adjacent cores by assuming them as comparatively hotter than
the memory-bound tasks. But, this heuristic does not provide
an optimal solution and no comprehensive analysis about their
thermal-energy-performance issues is undertaken.
Furthermore, for any application, the total execution-time
can be divided into multiple execution-phases. The variation in
the characteristics within one application across such multiple
execution-phases produces diverse thermal characteristics of
the system over time. Hence, RePAiR will profile a detailed
phase-based information for the individual task (Ti) that
includes phase-wise #ALU Inst, #Mem Inst, #Br Inst
(Branch Instructions), #LLC Misses, and Peak Tempera-
ture, at the end of each phase of the periodic-execution. By
analysing all of these on-line information, our task-allocation
scheme will be updated and a new task-mapping will be
created at the beginning of the next period. Note that, our
technique will also profile the dynamic branch behaviour with
due consideration to the inputs. Figure 1 depicts how RePAiR
combines task-allocation along with its associated DTM.
B. Dynamic Thermal Management (DTM)
We will leverage the fast switching time of on-chip voltage
regulators [6] to adapt FG-DVFS at the cores during stalls
caused by LLC misses. This FG-DVFS will be applied at
the task level, which implies that scaling of voltage and
frequency for any core during an LLC-miss will depend on the
respective task’s behaviour. Our work will further tackle the
situations incurred by MLP (memory level parallelism) in out-
of-order (OoO) multi-cores, where individual LLC-miss never
guarantees a stall at the requester core. Hence, to intelligently
speculate the memory-stalls early at the OoO cores, a predictor
will be developed.
On the other hand, large on-chip LLCs (built in 32nm
or smaller technologies) of modern multi-cores often have
significant leakage power consumption. The existing diversity
in accesses at different cache locations keeps large portions
of the LLC underutilised, which if turned off can assist in
reducing the chip temperature [7]. In addition with our FG-
DVFS, we will implement power-gated LLC portions (ways
or banks) as a supplementary thermal management technique,
by considering past and present cache usages for our task-
set. However, a restricted dynamic task-migration will also
be employed at the end of any execution-phase, for stim-
ulating thermal efficiency further if two adjacent cores are
hot enough. Our system will always attempt to reduce chip
temperature, while finishing execution of mandatory parts as
fast as possible. This optimisation will enable us to trade off
the achieved thermal benefits, while executing optional parts
(with the highest possible value of µi), resulting in enhanced
result accuracy.
FG-DVFSBaseline
Fig. 2. Effects on peak temperature due to FG-DVFS.
V. INITIAL OBSERVATIONS
Primarily, we have implemented our idea of applying FG-
DVFS at cores during LLC-misses. We simulated 9 multi-
threaded PARSEC applications [8] using the gem5 simula-
tor [9], and analysed power consumption (McPAT [10]) and
temperature (HotSpot [11]) for a 16-core based homogeneous
tiled multi-core (equipped with 16 Alpha 21364 cores [12]).
All cores in this baseline architecture execute instructions in-
order. Each of the cores are equipped with each 64KB, 4-
way set-associative private L1 data and instruction caches. A
physically-distributed yet logically-shared (among the cores)
L2 is used as on-chip LLC. This shared-LLC is 16-way set-
associative cache with a total size of 8MB and is physically-
distributed into 16 uniform banks. We maintain a cache-block
size of 64 bytes across the cache-levels.
Our simulation result (see Figure 2) shows noticeable re-
duction in peak temperature for all of the 9 PARSEC applica-
tions [8]. This empirical result further motivates us to perform
detailed implementation of the proposed dynamic thermal
management and task-allocation strategy. The combination of
all of these proposed strategies will result in further reduction
in peak as well as average chip temperature while maintaining
the real-time constraint.
VI. CONCLUSION & FUTURE WORK
In this paper, we introduce RePAiR, a novel task-allocation
strategy for approximate real-time applications, combined with
FG-DVFS and on-line task migration of the cores and selective
power-gating of the LLC-portions, to reduce chip-temperature
while respecting both deadline and thermal constraints. Fur-
thermore, the gained thermal benefits will be traded against
system-level accuracy by extending the execution-time of the
optional part.
Towards completion, RePAiR will be shaped through de-
tailed implementation of (1) temperature aware AC task-
allocation (both with and without precedence constraints) and
scheduling, where the MEGA tool [2] will be used to incorpo-
rate approximation on real-life applications, and (2) combined
thermal management through FG-DVFS of the cores, power-
gated LLC-portions, and a restricted task migration. Moreover,
we intend to apply DVFS at the cores during generated slacks
to reduce chip-temperature, but with some relaxation, so that
result’s accuracy can be enhanced by maximising execution-
time of the optional part, the prime objective of RePAiR.
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